

WHAT IS CLAIMED IS:

Sub A27

1. A computerized method for selecting cells in a circuit design database, the circuit design database having one or more levels of hierarchy including one or more logic functions composed of one or more other logic functions and/or one or more leaf cells, the leaf cells forming the lowest level of hierarchy in the circuit design database, each of the leaf cells having one or more inputs and one or more outputs, the circuit design database having one or more nets, each of the nets for connecting an output port of a source leaf cell to an input port of one or more destination leaf cells, the computerized method comprising the steps of:

selecting one of the nets via a user input device;

identifying selected leaf cells that are connected to the selected net; and

selecting the identified leaf cells.

2. A method according to claim 1, wherein the selected leaf cells identified by the identifying step include all of the leaf cells that are connected to the selected net.

3. A method according to claim 1, wherein the selected leaf cells identified by the identifying step include only the source leaf cell that is connected to the selected net.

1 9. A method according to claim 7, wherein the selected leaf cells identified by
2 the identifying step include only the source leaf cell that is connected to the selected net
3 and is in the current context.

1 10. A method according to claim 7, wherein the selected leaf cells identified by
2 the identifying step include only the destination leaf cells that are connected to the selected
3 net and are in the current context.

1 11. A method according to claim 7, wherein each of the leaf cells in the circuit
2 design database is either placed or unplaced, the identifying step only identifying those leaf
3 cells that are connected to the selected net, are placed, and are in the current context.

1 12. A method according to claim 11, wherein the identifying step only
2 identifies the source leaf cell that is connected to the selected net, is placed, and is in the
3 current context, if any.

1 13. A method according to claim 11, wherein the identifying step only
2 identifies the source leaf cell that is connected to the selected net, is unplaced, and is in the
3 current context, if any.

1 14. A method according to claim 7, wherein each of the leaf cells in the circuit
2 design database is either placed or unplaced, the identifying step only identifying those leaf
3 cells that are connected to the selected net, are unplaced, and are in the current context.

1 15. A method according to claim 1, wherein two or more of the nets are
2 selected, and the identifying step identifies selected leaf cells that are connected to any of
3 the selected nets.

1 16. A method according to claim 15, wherein the identifying step identifies
2 only those leaf cells that are placed.

1 17. A method according to claim 15, wherein the identifying step identifies
2 only those leaf cells that are unplaced.

1 18. A method according to claim 15, wherein the identifying step identifies
2 only those leaf cells that are in a current context.

1 19. A method according to claim 15, wherein the identifying step identifies
2 only those leaf cells that are source leaf cells for the selected nets.

000290-62526560

1 20. A method according to claim 15, wherein the identifying step identifies
2 only those leaf cells that are destination leaf cells for the selected nets.

1 21. A method according to claim 15, wherein the two or more nets are part of
2 a vectored net.

1 22. A method according to claim 21, wherein the vectored net is selected at an
2 interface of a selected logic function.

1 23. A computerized method for selecting and aligning cells in a circuit design
2 database using a placement tool, the circuit design database having one or more levels of
3 hierarchy including one or more logic functions composed of one or more other logic
4 functions and/or one or more leaf cells, the leaf cells forming the lowest level of hierarchy
5 in the circuit design database, each of the leaf cells having one or more inputs and one or
6 more outputs, the circuit design database having one or more nets, each of the nets for
7 connecting an output port of a source leaf cell to an input port of one or more destination
8 leaf cells, the computerized method comprising the steps of:
9 selecting one or more of the nets via a user input device;
10 identifying and selecting selected leaf cells that are connected to the selected one
11 or more nets;
12 identifying an alignment axis; and

aligning selected ones of the identified leaf cells in the direction of the alignment
axis.

1 24. A method according to claim 23, wherein the alignment axis is substantially
2 horizontal.

1 25. A method according to claim 23, wherein the alignment axis is substantially
2 vertical.

26. A method according to claim 23, wherein each of the leaf cells in the circuit design database is either placed or unplaced, the aligning step further including the step of placing the identified leaf cells if not already placed.

1 27. A method according to claim 26, wherein the unplaced identified leaf cells
2 are first placed in a predetermined region before alignment.

28. A method according to claim 23, wherein the aligning step puts the selected identified leaf cells into a predetermined order along the alignment axis.

1 29. A method according to claim 28, wherein the one or more nets are part of
2 a vectored net having ordered bits.

1 30. A method according to claim 29, wherein the aligning step orders the
2 selected identified leaf cells in accordance with the ordered bits of the vectored net.

1 31. A method according to claim 29, wherein the aligning step orders the
2 selected identified leaf cells in reverse of the ordered bits of the vectored net.

1 32. A method according to claim 29, wherein each of the identified leaf cells is
2 associated with one of the ordered bits of the vectored net, and the identified leaf cells for
3 each ordered bit has one source leaf cell and at least one destination leaf cell, the aligning
4 step putting the source leaf cells into a predetermined order along the alignment axis, and
5 putting the at least one destination leaf cell adjacent the corresponding source leaf cell
6 along an axis that is perpendicular to the alignment axis.

1 33. A data processing system for selecting cells in a circuit design database, the
2 circuit design database having one or more levels of hierarchy including one or more logic
3 functions composed of one or more other logic functions and/or one or more leaf cells, the
4 leaf cells forming the lowest level of hierarchy in the circuit design database, each of the
5 leaf cells having one or more inputs and one or more outputs, the circuit design database
6 having one or more nets, each of the nets for connecting an output port of a source leaf

7 cell to an input port of one or more destination leaf cells, the data processing system
8 comprising:

9 net selection means for selecting one of the nets of the circuit design database;

10 leaf cell identifying means for identifying selected leaf cells that are connected to
11 the selected net; and

12 leaf cell selecting means for selecting the identified leaf cells.

1 34. A data processing system according to claim 33, further comprising:

2 identifying means for identifying an alignment axis; and

3 aligning means for aligning the identified leaf cells in the direction of the alignment
4 axis.

000290" 62526560